

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/663,025	09/15/2003	Jia-Fam Wong	B-4212DIV 621223-1	2539
7:	590 06/14/2006		EXAMINER	
Richard P. Berg			GEBREMARIAM, SAMUEL A	
c/o LADAS & Suite 2100	PARRY	ART UNIT	PAPER NUMBER	
5670 Wilshire Boulevard			2811	
Los Angeles, CA 90036-5679			DATE MAILED: 06/14/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

				<i>H</i> ·
		Application No.	Applicant(s)	
		10/663,025	WONG, JIA-FAM	
Office Action Sun	nmary	Examiner	Art Unit	
		Samuel A. Gebremariam		
The MAILING DATE of thi Period for Reply	s communication appe	ars on the cover sheet	with the correspondence address	s
A SHORTENED STATUTORY IN WHICHEVER IS LONGER, FROM Extensions of time may be available under after SIX (6) MONTHS from the mailing date. If NO period for reply is specified above, the Failure to reply within the set or extended properties of the patent term adjustment. See 37 CF	DM THE MAILING DAT the provisions of 37 CFR 1.136 te of this communication. e maximum statutory period will beriod for reply will, by statute, ca three months after the mailing di	TE OF THIS COMMUN (a). In no event, however, may a apply and will expire SIX (6) MX ause the application to become	IICATION. a reply be timely filed ONTHS from the mailing date of this commun ABANDONED (35 U.S.C. § 133).	
Status				
1)⊠ Responsive to communica	ation(s) filed on 02 May	v 2006.		
2a) ☐ This action is FINAL.		ction is non-final.		
3)☐ Since this application is in	condition for allowance	e except for formal ma	itters, prosecution as to the mer	its is
closed in accordance with	the practice under Ex	parte Quayle, 1935 C.	D. 11, 453 O.G. 213.	
Disposition of Claims				
4)⊠ Claim(s) <u>18-20 and 26-38</u>	is/are pending in the a	pplication.		
4a) Of the above claim(s)	•	• •	n from consideration.	
5) Claim(s) is/are allow				
6)⊠ Claim(s) <u>29,31-33,35 and</u>	36 is/are rejected.			
7) Claim(s) is/are obje	ected to.			
8) Claim(s) are subject	t to restriction and/or e	election requirement.		
Application Papers				
9) The specification is objected	ed to by the Examiner			
10) The drawing(s) filed on	•	ted or b) objected to	by the Examiner	
Applicant may not request the	·	, -	•	
			g(s) is objected to. See 37 CFR 1.1	121(d).
11) The oath or declaration is				
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made	of a claim for foreign o	iority under 35 U.S.C.	§ 119(a)-(d) or (f)	
a) ☐ All b) ☐ Some * c) ☐ N		,	3 · · · · (a) (a) o · (·).	
	ne priority documents h	nave been received.		
2. Certified copies of the			Application No	
			n received in this National Stage	е
	International Bureau (
* See the attached detailed O	,	` ''	t received.	٠
		·		
Attachment(s)				
1) Notice of References Cited (PTO-892)			Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawin 3) Information Disclosure Statement(s) (P 			(s)/Mail Date Informal Patent Application (PTO-152)	
Paper No(s)/Mail Date	10-1449 01 F 10/28/08)	6) Other:	, ,	
J.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Actio	n Summary	Part of Paper No./Mail Date 200)60608

Application/Control Number: 10/663,025 Page 2

Art Unit: 2811

DETAILED ACTION

Request for Continued Examination

- 1. A request for continued examination (RCE) under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/02/2006 has been entered. An action on the RCE follows.
 - a. The amendment filed on 5/02/2006 has been entered.

Restriction

2. Newly submitted claims 37, 38, 30 and 34 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: The newly added/amended claims 37, 38, 30 and 34 are similar in scope to that of the non-elected method claims that were withdrawn from consideration. Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits.

Accordingly, claims 37-38 and 30 and 34 are withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Art Unit: 2811

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

4. Claims 29, 31 and 32 are rejected under 35 U.S.C. 102(e) as being anticipated by Kaneko et al., US patent No. 6,433,842.

Regarding claims 29, Kaneko teaches (fig. 1) a thin film transistor (TFT), comprising: a gate electrode (2,3) with an island shape formed on a substrate (1); an insulating layer (4) covering the gate electrode; a semiconductor layer (5) with an island shape formed on the insulating layer (4), and positioned directly above the gate electrode (fig. 1); a source doped silicon layer (6) and a drain doped silicon layer (6) formed on the semiconductor layer (5), a channel being defined between the source doped silicon layer and the drain doped silicon layer (region between the source and drain regions) to expose the semiconductor layer therein (refer to fig. 1); first and second sacrifice layers (8) with island shapes respectively formed on the source doped silicon layer (6) and drain doped silicon layer (6, refer to fig. 1), the first and the second sacrifice layers being spaced apart by the channel and further separated from the insulating layer (4) in their entirety; a source electrode (9) formed above the first sacrifice layer (8), and the source dope silicon layer (5); and a drain electrode (9) formed above the second sacrifice layer (8) and the drain doped silicon layer (6).

Regarding claim 31, Kaneko teaches the entire claimed structure of claim 29 above including a passivation layer (10) covering the source electrode (9), the drain

Art Unit: 2811

electrode (9), and the channel, and the TFT is used in an in-plane-switch (IPS) type LCD (col. 13, lines 57-61).

Regarding claim 32, Kaneko teaches the entire claimed structure of claim 29 above including a passivation layer (10) covering the TFT on the substrate (40), and having a hole (fig. 1) above the drain electrode (region where drain line 19 is formed); and a transparent conductive layer (11) formed above the drain electrode (9) and electrically connected to the drain electrode via the hole (refer to fig. 1, col. 9, lines 20-30).

5. Claims 33 and 35-36 are rejected under 35 U.S.C. 102(e) as being anticipated by Park et al., US patent No. 6,107,640.

Regarding claim 33, Park teaches (figs. 2A-2D) a thin film transistor (TFT), comprising: a gate electrode (33) with an island shape (refer to fig. 2A) formed on a substrate (31); an insulating layer (35) covering the gate electrode (33); a semiconductor layer (37) with an island shape formed on the insulating layer (35), and positioned above the gate electrode (33); first and second sacrifice layers (39 on both side of the structure in fig. 2C) with island shapes formed over and in direct contact with the semiconductor layer (37), and a channel being defined between the first and second sacrifice layers (region between layer 39) so as to expose the semiconductor layer (37); a source doped silicon layer (41 on either side of fig. 2C) and a drain doped silicon layer (41) formed above the first sacrifice layer (39), second sacrifice layer (39), and the semiconductor layer (37), the source doped silicon layer (41) and the drain doped

silicon layer (41) being spaced apart by the channel (channel is formed between source/drain region); and a source electrode (43) and a drain electrode (45) respectively formed on the source doped silicon layer (41 on the left) and the drain doped silicon layer (41 on the right).

Regarding claim 35, Park teaches the entire claimed structure of claim 33 above including a passivation layer (47) covering the source electrode (43), the drain electrode (45), and the channel (region between source/drain).

The limitation of "the TFT is used in an in-plane-switch (IPS) type LCD" is not given patentable weight because a recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In a claim drawn to a process of making, the intended use must result in a manipulative difference as compared to the prior art. See *In re Casey*, 370 F.2d 576, 152 USPQ 235 (CCPA 1967) and *In re Otto*, 312 F.2d 937, 939, 136 USPQ 458, 459 (CCPA 1963). Furthermore the structure of Park can be used as in an in-plane-switch (IPS) type LCD.

Regarding claim 36, Park teaches the entire claimed structure of claim 33 above including a passivation layer (47) covering the TFT on the substrate (31), and having a hole (49) above the drain electrode (45); and a transparent conductive layer (51) formed above the drain electrode (45) and electrically connected to the drain electrode (45) via the hole (refer to fig. 2D).

Art Unit: 2811

Response to Arguments

6. Applicant's arguments with respect to claims 29, 31-33, 35 and 36 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571)-272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SAG June 8, 2006

DOUGLAS W. OWENS PRIMARY EXAMINER

Dougla K. Ome